Detecting Fabrication Faults in C-elements

نویسندگان

  • O. A. Petlin
  • S. B. Furber
چکیده

C-elements are used widely in asynchronous VLSI circuits. Fabrication faults in some C-elements can be undetectable by logic testing. Testable designs of static CMOS Celements are given in this paper which provide for the detection of single line stuck-at and stuck-open faults. We show that driving the feedback transistors in the proposed testable static C-element transforms its sequential function into a combinational AND or OR function depending on the driving logic value. This simplifies the testing of asynchronous circuits which incorporate a large number of state holding elements. The scan testable Celement described can be used in scan testing of the asynchronous circuit making the states of its memory elements controllable and observable.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Designing C-elements for Testability

C-elements are used widely in asynchronous VLSI circuits. Fabrication faults in some CMOS C-elements can be undetectable by logic testing. Testable designs of static symmetric and asymmetric C-elements are given in this report which provide for the detection of single line stuck-at and stuck-open faults. We show that driving feedback transistors in the proposed testable static C-elements transf...

متن کامل

Detection of power oscillation and simultaneous faults using Clark transform

Distance relays are widely used to protect transmission lines. Sometimes, in these lines due to the occurrence of the oscillation of the power, the impedance calculated in the distance relay enters into its functional zones and leads to the cutting off of the lines. This issue can cause global power outages. Accordingly, in this paper, a Clark-based method for detecting the oscillation of power...

متن کامل

IDDT Testing: An Efficient Method for Detecting Delay Faults and Open Defects

* The VLSI chip in this study has been fabricated in the chip fabrication program of VLSI Design and Education Center (VDEC), the University of Tokyo with the collaboration by Rohm Corporation and Toppan Printing Corporation. Abstract Some open defects in VLSI circuits may cause delay faults, and testing of open defects and delay faults remain difficult problem. In this paper, we show that i) s...

متن کامل

Satellite thermal surveys to detecting hidden active faults and fault termination, Case study of Quchan fault, NE Iran

The Quchan fault is located in Quchan - Shirvan area which is a part of Chenaran- Bojnourd plain in Kopeh-Dagh zone, NE Iran. The Quchan active fault with northwest – southeast trending is one of the most important strike-slip faults in the area which its activity led to the numerous historical and instrumental earthquakes. The Neo-tectonic activities of this fault are investigated by the drain...

متن کامل

Software Reliability Estimation through Reducing Cost Using Faults Tolerance Technique in Design Phase

Information Communication technologies are coming up to the decisive limits of silicon in terms of conduit width, power supply and speed. By moving towards these limits, circuits are becoming increasingly receptive to noise, which will result on intolerable rates of soft-errors. Furthermore, imperfection behavior is becoming increasingly complex resulting on increasing number of timing faults t...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007